

Figure 1




Figure 2

Master Control Register

31	25	21	20	16	5	4	3	2	0
			Relock time	Voltage					
<div>StopCore</div> <div>Stop</div> <div>DRAM0</div> <div>DRAM1</div>									

Master Status Register

31	26	23	22	19	12	8	7	3	2	0
			DRAM1Div	DRAMODiv			BusDiv	CoreMul		

Clock Divider Register

31	19	18	17	14	13	10	9	5	4	0
					DRAM1Div	DRAMODiv	BusDiv	CoreMul		
ChangeFreq										

Figure 3




Figure 4